



APPLICATION NO. 09/846.410

TITLE OF INVENTION: Multiple Data Rate Hybrid Walsh Codes
for CDMA

INVENTOR: Urbain A. von der Embse

Clean version of how the CLAIMS will read



APPLICATION NO. 09/846.410

TITLE OF INVENTION: Multiple Data Rate Hybrid Walsh Codes
for CDMA

5

INVENTOR: Urbain A. von der Embse

CLAIMS

10

WHAT IS CLAIMED IS:

Claim 1. (cancelled)

Claim 2. (cancelled)

Claim 3. (cancelled)

15

Claim 4. (cancelled)

Claim 5. (currently amended) A method for implementation of hybrid Walsh complex orthogonal codes for CDMA, said method comprising the steps:

20 there are N Walsh codes each with N chips wherein N is a power of 2,

classify said Walsh codes into even codes and odd codes according to their even and odd properties about their code centers between chips $N/2$ and $N/2+1$,

25 said Walsh codes by definition are the $\{+1, -1\}$ valued orthogonal Hadamard codes re-ordered with increasing sequency where sequency is the average rate of phase changes over each N chip code length,

there are N discrete Fourier transform codes each with N real
30 chips,

re-order said discrete Fourier transform even codes and odd codes according to increasing frequency,

construct a one-to-one correspondence of said N Walsh codes with

said N Fourier transform codes such that sequence corresponds to frequency, even codes correspond to even codes, and odd codes correspond to odd codes, there are N Discrete Fourier Transform (DFT) codes each with N complex chips, said DFT codes are arranged in increasing frequency and each code is the complex addition of a real axis code and an imaginary axis code, construct a mapping which uses said N Fourier codes to construct said DFT codes, use said mapping and said correspondence to generate real and imaginary axis component codes of said hybrid Walsh codes, said hybrid Walsh codes $\tilde{W}(c)$ with code index $c=0,1,2,\dots,N-1$, are re-orderings of said Walsh codes defined by equations

$$\begin{aligned} \text{for } c = 0, & \quad \tilde{W}(c) = W(0) + jW(0) \\ \text{for } c = 1,2,\dots,N/2-1, & \quad \tilde{W}(c) = W(2c) + jW(2c-1) \\ \text{for } c = N/2, & \quad \tilde{W}(c) = W(N-1) + jW(N-1) \\ \text{for } c = N/2+1,\dots,N-1, & \quad \tilde{W}(c) = W(2N-2c-1) + jW(2N-2c) \end{aligned}$$

wherein $W(u)$ is said Walsh code for index u and $j=\sqrt{-1}$, digital signal processors in the transmitter encoder and receiver decoder for CDMA communications have a memory assigned to said Walsh codes and memories assigned to said real axis and imaginary axis codes of said hybrid Walsh codes, hybrid Walsh codes are generated by reading code chip values from said Walsh code memory and writing to said hybrid Walsh memories using addresses specified by said re-orderings of said Walsh codes, said hybrid Walsh codes are read from said real and imaginary axis memories using said addressing for Walsh codes and, said hybrid Walsh codes are implemented in the CDMA encoder for said transmitter and in the CDMA decoder for said receiver by replacing existing said Walsh real codes with said

hybrid Walsh complex codes using the same code vector indexing.

5 Claim 6. (currently amended) A method for implementation of generalized hybrid Walsh codes for CDMA from code sets which include said hybrid Walsh, said Hadamard, said Walsh, said DFT, and pseudo-noise (PN), said method comprising:

tensor products also called Kronecker products are used to

10 construct said codes,

an example 24 chip tensor product code is constructed from a 8 chip hybrid Walsh code and a 3 chip DFT code,

said 24 chip code is defined by a 24 row by 24 column code matrix C_{24} wherein row vectors are code vectors and column

15 elements are code chips,

said 8 chip hybrid Walsh code is defined by a 8 row by 8 column code matrix \tilde{W}_8 ,

said 3 chip DFT code is defined by a 3 row by 3 column code matrix E_3 ,

20 said C_{24} is constructed by tensor product of said \tilde{W}_8 with said E_3 defined by equation

$$C_{24} = \tilde{W}_8 \otimes E_3$$

wherein symbol " \otimes " is a tensor product operation,

row $u+1$ and column $n+1$ matrix element $C_{24}(u+1, n+1)$ of said C_{24} is defined by equation

25 defined by equation

$$C_{24}(u+1, n+1) = \tilde{W}_8(u_0+1, n_0+1) E_3(u_1+1, n_1+1)$$

wherein

$$u+1 = u_0+1 + 3(u_1+1)$$

$$u = 0, 1, \dots, 23$$

30 $n+1 = n_0+1 + 3(n_1+1)$

$$n = 0, 1, \dots, 23$$

wherein u, n are code and chip indices for said codes C_{24} and
 u_0, n_0 are code and chip indices for said code \tilde{W}_8 and u_1, n_1
 are code and chip indices for said code E_3 ,
 digital signal processors in said transmitter encoder and
 5 receiver decoder for CDMA communications have memories
 assigned to said C_{24} , \tilde{W}_8 , E_3 codes,
 said C_{24} codes are generated by reading code chip values from said
 \tilde{W}_8 memory and said E_3 memory,
 said chip values are combined using said equations to yield
 10 said chip values for said C_{24} codes and write to said
 C_{24} memory,
 said C_{24} codes are read from said memory and implemented in said
 encoder for said transmitter and in said decoder for said
 receiver,
 15 an alternate method uses direct products to construct said codes.
 an example 11 chip direct product code is constructed from said 8
 chip hybrid Walsh code and said 3 chip DFT code,
 said 11 chip code is defined by the 11 row by 11 column code
 matrix C_{11} ,
 20 said C_{11} is constructed by direct product of said \tilde{W}_8 with said E_3
 defined by equation

$$C_{11} = \tilde{W}_8 \oplus E_3$$

wherein symbol " \oplus " is a direct product operation,
 row $u+1$ and column $n+1$ matrix element $C_{11}(u+1, n+1)$ of said C_{11} is
 25 defined by equation

$$\begin{aligned}
 C_{11}(u+1, n+1) &= \tilde{W}_8(u_0+1, n_0+1) \text{ for } u=u_0, n=n_0, \\
 &= E_3(u_1+1, n_1+1) \text{ for } u=8+u_1, n=8+n_1, \\
 &= 0 \text{ otherwise,}
 \end{aligned}$$

said digital signal processors in said transmitter encoder and
 30 said receiver decoder for CDMA communications have memories
 assigned to said C_{11} , \tilde{W}_8 , E_3 codes,
 said C_{11} codes are generated by reading code chip values from said

\tilde{W}_8 memory and said E_3 memory,

said chip values are used by said equations to yield said chip values for said C_{11} codes and write to said C_{11} memory,

said C_{11} codes are read from memory and implemented in said
5 encoder for said transmitter and in said decoder for said receiver,

an alternate method uses functional combining to construct said codes,

an example 11 chip functional combined \hat{C}_{11} code is constructed
10 from said C_{11} codes by using codes to fill the two null subspaces of said C_{11} .

said \hat{C}_{11} codes are read from memory and implemented in said encoder for said transmitter and in said decoder for said receiver and,

15 an alternate method uses a combinations of tensor products, direct products, and functional combining to construct said codes which are read from memory and implemented in said encoder for said transmitter and in said decoder for said receiver.

20

Claim 7. (currently amended) A method for implementation of writing multiple data rate user symbols onto code vectors of said codes in claim 5, said method comprising the steps:

25 said encoder operates as a block encoder,
each block of received N data symbols is encoded with said hybrid Walsh codes and encoded data symbol vectors are summed to yield an encoded chip vector consisting of N chips,
encoder outputs said chip vector at chip rate $1/T$ chips per
30 second,

said encoder accepts up to N data symbols per block,
said encoder accepts up to M users per block,
said users have data rates from the menu $1/NT, 2/NT, \dots, 2/T$ respectively corresponding to $1, 2, \dots, N/2$ said user

data symbols over said block,
user data symbols over said block are arranged in packets with
each packet containing said user data symbols for said
block,

5 said encoder accepts packets from each user and writes them to a
code vector memory "A" for each block,

binary address index $d = d_0 + 2d_1 + 4d_2 + \dots + (N/2)d_{M-1} = 0, 1, \dots, N-1$ is
used for addressing of said data symbols stored in "A"
wherein binary coefficients d_0, d_1, \dots, d_{M-1} take values

10 0, 1,

said binary address index can be independently mapped onto said
data symbol addresses of "A" to provide additional
flexibility in assigning users to hybrid Walsh vectors,

said data symbol address is partitioned into M overlapping

15 algebraic index fields $d_{M-1}, d_{M-2}d_{M-1}, \dots, d_1d_2 \dots d_{M-2}d_{M-1},$
 $d_0d_1d_2 \dots d_{M-2}d_{M-1}$, with each field indexed over the allowable
number 2, 4, $\dots, N/2, N$ of said data rate users at symbol
rates $1/2T, 1/4T, \dots, 2/NT, 1/NT$ respectively,

assign said users with like data symbol rates to the M groups

20 $u_0, u_1, \dots, u_{M-2}, u_{M-1}$, of users with the respective symbol
rates $1/2T, 1/4T, \dots, 2/NT, 1/NT$,

assign said data symbol indices in said index field d_{M-1} to said
users in said group u_0 , assign said data symbol indices in
said index field $d_{M-2}d_{M-1}$ to said users in said group u_1 , et

25 al and finally assign said data symbol indices in said
index field $d_0d_1d_2 \dots d_{M-2}d_{M-1}$ to said users in said group u_{M-1} ,

use said mapping and assignments to specify said write addresses
of said user data symbols onto said input code vector
stored in said memory "A" and,

30 said input vector in said "A" is encoded in said encoder of said
CDMA transmitter and processed for transmission.

Claim 8. (currently amended) Wherein said hybrid Walsh codes in claim 5 have a fast encoding implementation algorithm, comprising the steps:

said fast implementation algorithm in encoder uses said memory

5 "A" for input and to support pass 1, memories "B","C" to support passes 2, . . . ,M and re-ordering pass, and memory "D" for output,

write input data symbol vector $Z(d_0, d_1, \dots, d_{M-2}, d_{M-1})$ to said

10 "A" wherein said $(d_0, d_1, \dots, d_{M-2}, d_{M-1})$ is said binary addressing index after said mapping of said data vector onto said "A",

pass 1 reads from said "A", performs pass 1, and writes the output to said "B",

15 pass 1 multiplies said Z by the kernel $[(-1)^{dr_0 n_{M-1} + j} (-1)^{di_0} n_{M-1}]$ and sums over $dr_0, di_0=0,1$ to yield the partially encoded symbol set $Z(n_{M-1}, d_1, \dots, d_{M-2}, d_{M-1})$ where $dr_0=cr(d_0)$ and $cr(d)$ is the real axis Walsh code for d , $di_0=ci(d_0)$ where $ci(d)$ is the imaginary axis Walsh code for d , and n_{M-1} is a binary code chip coefficient in said code chip indexing $n = n_0 + 2n_1 + \dots + (N/4)n_{M-2} + (N/2)n_{M-1}$,

20 write said output symbol set $Z(n_{M-1}, d_1, \dots, d_{M-2}, d_{M-1})$ to said "B" wherein said address index n_{M-1} replaces said index d_0 ,

pass 2 reads from said "B", performs pass 2, and writes the output to said "C",

25 pass 3 reads from said "C", performs pass 3, and writes the output to said "B",

subsequent passes alternate in read/write from/to said "B" and write/read to/from said "C",

implement passes $m=2,3, \dots, M-1$ of said fast encoding algorithm

30 by multiplying

$Z(n_{M-1}, n_{M-2}, \dots, n_{M-m+1}, d_{m-1}, \dots, d_{M-2}, d_{M-1})$ by the kernel $[(-1)^{dr_{m-1}(n_{M-m} + n_{M-m+1}) + j} (-1)^{di_{m-1}(n_{M-m} + n_{M-m+1})}]$ and summing over $dr_{m-1}, di_{m-1}=0,1$ to yield the partially encoded symbol set $Z(n_{M-1}, n_{M-1}, n_{M-2}, \dots, n_{M-m}, d_m, \dots, d_{M-2}, d_{M-1})$,

35 implement pass M of said fast encoding algorithm by

by multiplying $Z(n_{M-1}, n_{M-2} \dots, n_2, n_1, d_{M-1})$ by the kernel $[(-1)^{dr_{M-1}(n_0 + n_1) + j} (-1)^{di_{M-1}(n_0 + n_1)}]$ and summing over $dr_{M-1}, di_{M-1} = 0, 1$ to yield the encoded symbol set

$Z(n_{M-1}, n_{M-1}, n_{M-2} \dots, n_2, n_1, n_0),$

5 reorder said encoded symbol set in memory in the ordered output format $Z(n_0, n_1, \dots, n_{M-2}, n_{M-1})$ and store in said "D" and, said encoder in said transmitter reads said encoded symbol vector in said "D" and overlays said vector with long and short PN codes to generate N chips of said hybrid Walsh encoded
10 data symbol vector for subsequent processing and transmission.

Claim 9. (currently amended) Wherein said hybrid Walsh
15 codes in claim 5 have a fast decoding implementation algorithm, comprising the steps:

said decoder in said receiver strips off said PN codes from said received N chip encoded data symbol vector and outputs said received hybrid Walsh encoded chip vector $Z(n_0, n_1, \dots, n_{M-2}, n_{M-1})$ for implementation of said fast decoding
20 algorithm,

said fast implementation algorithm in said decoder uses memory "E" for input and to support pass 1, memories "F", "G" to support passes 2, 3, \dots , M and re-ordering pass, and
25 memory "H" for output,

write said $Z(n_0, n_1, \dots, n_{M-2}, n_{M-1})$ to said "E" wherein $(n_0, n_1, \dots, n_{M-2}, n_{M-1})$ is the binary address,

pass 1 reads from said "E", performs pass 1, and writes the output to said "F",

30 implement pass 1 of said fast decoding algorithm by multiplying said $Z(n_0, n_1, \dots, n_{M-2}, n_{M-1})$ by the kernel $[(-1)^{n_0 dr_{M-1} + j} (-1)^{n_0 di_{M-1}}]$ and summing over $n_0 = 0, 1$ to yield the partially decoded symbol set

$Z(d_{M-1}, n_1, \dots, n_{M-2}, n_{M-1}),$

35 write said output symbol set $Z(d_{M-1}, n_1, \dots, n_{M-2}, n_{M-1})$ to said

"F" wherein address index d_{M-1} replaces index n_0 ,
 pass 2 reads from said "F", performs pass 2, and writes the
 output to said "G",
 pass 3 reads from said "G", performs pass 3, and writes the
 5 output to said "F",
 subsequent passes alternate in read/write from/to said "F" and
 write/read to/from said "G",
 implement passes $m=2,3,\dots,M-1$ of said fast decoding algorithm
 by multiplying $Z(d_{M-1}, d_{M-2}, \dots, d_{M-m+1}, n_{m-1}, \dots, n_{M-2}, n_{M-1})$
 10 by the kernel
 $[(-1)^{n_{m-1}}(dr_{M-m} + dr_{M-m+1}) + j(-1)^{n_{m-1}}(di_{M-m} + di_{M-m+1})]$ and summing
 over $n_{m-1}=0,1$ to yield the partially decoded symbol set
 $Z(d_{M-1}, d_{M-1}, d_{M-2}, \dots, d_{M-m}, n_m, \dots, n_{M-2}, n_{M-1}),$
 implement pass M of said fast decoding algorithm by
 15 by multiplying $Z(d_{M-1}, d_{M-2}, \dots, d_2, d_1, n_{M-1})$ by the kernel
 $[(-1)^{n_{M-1}}(dr_0 + dr_1) + j(-1)^{n_{M-1}}(di_0 + di_1)]$ and summing over
 $n_{M-1}=0,1$ and rescaling by dividing by $2N$ to yield the
 decoded symbol set
 $Z(d_{M-1}, d_{M-1}, d_{M-2}, \dots, d_2, d_1, d_0),$
 20 reorder said decoded symbol set in the ordered output format
 $Z(d_0, d_1, \dots, d_{M-2}, d_{M-1})$ and store in said "H" and,
 said decoder in said receiver reads said decoded symbol vector
 in "D" , re-orders the read data symbols to remove said
 mapping onto said "A", and performs subsequent receive
 25 signal processing to recover the information from the
 data symbols..

30